

Mentor Graphics IC Studio 2008.1



**Santa Clara
University**

Santa Clara University

Department of Electrical Engineering

Prepared by Darshil Shah

Under Guidance of Dr. Samiha Mourad & Dr. Shoba Krishnan

Date of Last Revision: November 1, 2009

Modification for Mentor Graphics IC Studio 2008.1

Setup & Preparation

Add the following lines in your .profile:

```
setup mentor-2008.1
```

```
alias swd="export MGC_WD=\`pwd\`"
```

Circuit Entry

Specifying Location Map

On the next window that sol/ic_flow

- Click the Open Location Map Editor button. The Location Map Editor.
 - To Add the *design kit's standard cell libraries* to the location map

Click Edit Menu > Add Standard MGC Libraries pull down menu item.

Following libraries will be automatically added.

```
/opt/mentor-2008.1/sol/ic_flow/2008.1_sun4os5/icflow_home/mgc_icstd_lib/mgc_ic_commlib  
/opt/mentor-2008.1/sol/ic_flow/2008.1_sun4os5/icflow_home/mgc_icstd_lib/mgc_ic_comm_qs  
/opt/mentor-2008.1/sol/ic_flow/2008.1_sun4os5/icflow_home/mgc_icstd_lib/mgc_ic_comm_rf  
/opt/mentor-2008.1/sol/ic_flow/2008.1_sun4os5/icflow_home/mgc_icstd_lib/device_lib  
/opt/mentor-2008.1/sol/ic_flow/2008.1_sun4os5/icflow_home/mgc_icstd_lib/generic_lib  
/opt/mentor-2008.1/sol/ic_flow/2008.1_sun4os5/icflow_home/mgc_icstd_lib/sources_lib  
/opt/mentor-2008.1/sol/ic_flow/2008.1_sun4os5/icflow_home/mgc_icstd_lib/mgc_ic_verilog  
/opt/mentor-2008.1/sol/ic_flow/2008.1_sun4os5/icflow_home/mgc_icstd_lib/mgc_ic_macrolib
```

- Add the *MGC design kit* to the location map

Click Edit Menu > Add MGC Design Kit.

Specify MGC Design Kit path as **/opt/mentor-2008.1/adk3_1**

Specifying Process files and other settings

- Click Open Settings Editor button. The Project tab of the Preferences dialog box appears.
- Load the process file (tsmc0XX). Process files are present in **/opt/mentor-2008.1/adk3_1/technology/ic/process**
- Load the following rules file to the project (tsmc0XX.rules)

Rules files are present in **/opt/mentor-2008.1/adk3_1/technology/ic/process**

- DRC rules file: tsmc0XX.rules
- LVS rules file: tsmc0XX.calibre.rules
- SDL rules file: tsmc0XX.accusim.rules
- PEX rules file: tsmc0XX.calibre.rules

NOTE: Select value for XX from 18, 25, and 35 depending on design requirement

- Click OK on the Preferences dialog box.

Modifying Property

NMOS: ASIM_MODEL: N (Required For Simulation)

PMOS: ASIM_MODEL: P (Required For Simulation)

Creating a Symbol

Make sure that the schematic is checked & saved before making the symbol.


To generate a Symbol Automatically select **Miscellaneous -> Generate Symbol**

Simulation

Setting up the simulation parameters

In the simulation mode (schematic_sim palette),

- Click the right mouse button Session



- Setup Simulator/Viewer
- Select Eldo and Click OK.



In the simulation mode (schematic_sim palette),

- Click the right mouse button Lib/Temp/Inc

Library:


- Type `/opt/mentor-2008.1/adk3_1/technology/ic/models/tsmc035.mod` in

Library path box and click OK.

This includes the TSMC0.35 micron BSIM model for the simulations.



Change Model:

- Right click on the Inverter Symbol:
- Select Schematic.



Probe Output:

- Select the wires connected to INPUT and OUTPUT pins on the sheet.
- From the Menu Bar opens the Set dialog box as shown in the next figure
- Select Object:
 - Analysis: DC
 - Task: Plot
 - Type: Voltage



Run DRC

From the menu, select **Calibre > Run DRC**

In the window that pops up, enter the **Path to Calibre as:**

/opt/mentor-2008.1/adk3_1/technology/ic/process/tsmc035.rules

Run LVS

From the menu, select **Calibre > Run LVS**

In the window that pops up, enter the **Path to Calibre as:**

/opt/mentor-2008.1/adk3_1/technology/ic/process/tsmc035.calibre.rules